EDAToolsCafe, the Worlds #1 EDA Web Portal.
Search:
HP Invent
  Home | EDAVision | Companies | Downloads | Interviews | News | Jobs | Resources |  ItZnewz  | |  CaféTalk  | HP Store
  Check Mail | Free Email | Submit Material | Universities | Books & Courses | Designers Corner | Events | Demos | Membership | Fun Stuff | Weather | Advertise | e-Catalog Signup >> Site Tour <<
 Browse eCatalog:  Free subscription to EDA Daily News
eCatalogAsic & ICPCBFPGADesign Services
Email: 

News: Subscribe to NewsAgent |  Company News |  News Jump |  Post News
  EDA Company News

Submit Comments Printer Friendly Version

Aldec Integrates Riviera Simulator With Debussy Debug System

LAS VEGAS--(BUSINESS WIRE)--June 18, 2001--(Design Automation Conference) Novas, the leader in debug systems for complex chip designs, and Aldec, a leading supplier of HDL design entry and verification tools for application specific integrated circuits (ASICs) and field programmable gate arrays (FPGAs), announced today that Aldec has joined the Novas Harmony program and integrated its Riviera(TM) simulator with Novas' Debussy(TM) debug system. This integration creates an advanced simulation and debug solution for mixed VHDL/Verilog designs.

``Partnering with Novas lets us provide our users with the best debug system while we focus on delivering a best-in-class simulation solution,'' said Eric Seabrook, product marketing manager at Aldec. ``We have taken advantage of Debussy's open interfaces to provide a complete interactive integration that gives our mutual customers maximum flexibility.''

Debussy augments Riviera to help users locate, isolate, and understand the causes of design problems. The integration supports both post-simulation and interactive debug modes. Post simulation mode consists of mixed-language signal dumping to Novas' Fast Signal Database (FSDB). Interactive mode lets users step through source code, set breakpoints, and examine variables during simulation. Support for Debussy will be available with the Riviera simulator beginning in July, and will work with the standard Debussy release from Novas.

``Novas is committed to open systems and partnerships that reduce the cost of using EDA tools for chip design by lowering interoperability costs,'' said Scott Sandler, president and CEO of Novas. ``The integration of Aldec's simulation system with Debussy is a great example of how Novas is partnering with leading EDA companies to reduce the cost of the most expensive part of verification, which is the human effort required to understand the design.''

Novas established its Harmony program in 1999 to lower the cost of EDA tool interoperability. The Harmony program provides developers of verification and other tools with Debussy licenses, engineering support for integration efforts, and ongoing support for mutual customers. Debussy's open application programming interfaces (APIs) ensure that the widest range of chip design and verification solutions can take advantage of its industry-leading debug capabilities.

About Aldec

Aldec, Inc. has offered PC and Workstation-based design entry and simulation solutions to FPGA and ASIC designers for more than 16 years. During this time, Aldec has signed several OEM agreements with IC vendors, such as Xilinx, Inc. (Nasdaq:XLNX) and Cypress Semiconductor Corp. (NYSE:CY). Aldec, headquartered in Henderson, Nevada, produces a universal suite of Windows, Linux and UNIX-based EDA tools that allow design engineers to implement their designs using several different design entry methods (Schematic Capture, State Machine, Block Diagram, VHDL, Verilog or ABEL). Aldec incorporates patented simulation technology and several design entry tools to provide a complete design entry and simulation solution. Founded in 1984, the company continues to evolve in the EDA market as the fastest growing verification company in the world. Additional information about Aldec is available at http://www.aldec.com.

About Novas

Novas is the leader in debug systems for complex chip designs. The Company's Debussy® Total Debug system manages the design debug process for system-on-chip integrated circuits, dramatically reducing the time it takes to locate, isolate, and understand the causes of unexpected design behavior. Debussy increases designer and design team productivity during the time-intensive verification and debug phases. Novas has over 7,000 systems in use at hundreds of customer sites worldwide.

For more information visit www.novas.com or send email to info@novas.com.


Contact:
     Novas
     Kathleen Leavitt, 408/467-7896
     kathleen@novas.com
        or
     KJ Communications
     Eileen Elam, 650/917-1488
     KjcomE@cs.com
        or
     Aldec Inc.
     Eric Seabrook, 702/990-4400
     erics@aldec.com

Copyright 2001, Internet Business Systems, Inc.
1-888-44-WEB-44 --- marketing@ibsystems.com